Facilities • Labs and Equipment

Synopsys

Front end chip design & HDL synthesis and simulation tool. Design Compiler(DC) for synthesis and Prime Time for static timing analysis are included.

s

Softwares installed in workstations: